	· B	9								
Form PTO-1449 Medified OF MAN			Docket No. N1280-00100(TSMC2003-841)				Serial No. Unassigned			
			141280-00100(131/162003-041)				Chassigned			
List of Pate	nt and Pul	blications	Applicant							
Cited by Ap			Chung-Hui Chen et al.							
(Use several			Till Date							
U.S. Department of Commerce Patent and Trademark Office			Filing Date 02/23/2004			Group Unknown				
Patent and Trademark Office			02/23/2004				CHAIGNI			
U. S. PATE	NT DOCU	JMENTS				<u>'</u>				
Examiner	Cite	Document	Kind	Name	Name		Date	Class	Sub	class
Initial	No.	No.	Code		•					
			(if known)	ļ.,	•		04.14.440.000	0.55/500		
(J)	1.	6,507,087 B		Yu		01/14/2003	257/529			
(A)	2.	6,445,606 B			Khoury		09/03/2002	365/96 438/132		_
(y)	3.	6,436,738 B		Yu Rao et al.		08/20/2002	365/96			
ÇD.	4.	6,208,549 B	<u> </u>	Rao et al.		•	03/2//2001	303/90		
}			`	+				 		
			· · · · · · · · · · · · · · · · · · ·	+			 	 		
								 		
								 		
FOREIGN	PATENT	DOCUMENT	rs		_		<u> </u>			
10101011	Cite							Page,		
	No.					l		Columns,		
Examiner		Country N					me of Patentee	Lines where		T
Initial	Code		Code	Date o		or A	Applicant	Relevant		
								Passages		
ļ <u>.</u>	 	 					·····-	Appeal		
	 							 		
<u>.</u>		 		+						
OTHED PD	IOR ART	L NON PAT	ENT LITERATURI	E DOCUM	TENTS			<u>. </u>		
UIIIEKIK	Cite					tle of	the Article (whe	n annronria	te)	
Examiner	No.	(Include name of author in CAPITAL LETTERS, Title of the Article (when appropriate) title of the item (book, magazine, journal, symposium, catalog, etc.) date, pages, volume,								Т
Initial		issue number(s), publisher, city and/or country where published)								
		Ker, Ming-Dou et al., "CAPACITOR-COUPLE ESD PROTECTION CIRCUIT FOR								-
40	5.	DEEP-SUBMICRON LOW-VOLTAGE CMOS ASIC", IEEE Transactions on Very Large								
• •		Scale Integration (VLSI) Systems, Vol. 4, No. 3, (SEPT. 1996), pp. 307-321								
Sp	6.	Ker, Ming-Dou et al., "COMPLEMENTARY-SCR ESD PROTECTION CIRCUIT WITH								
٠,,		INTERDIGITATED FINGER-TYPE LAYOUT FOR INPUT PADS OF SUBMICRON								
		CMOS IC'S", IEEE Transactions on Electron Devices, Vol. 42, No. 7, (JUL 1995), pp. 1297-1304								
		Wu et al., A NEW ON-CHIP ESD PROTECTION CIRCUIT WITH DUAL PARASITIC								
4)	7.	SCR STRUCTURES FOR CMOS VLSI, IEEE Journal of Solid-State Circuits, Vol. 27, No.								
Ý	"	3, (MAR 1992), pp. 274-280								
						<u> </u>				
•				<u> </u>						•
				<u> </u>						
EXAMINER DATE CONS							D (///			

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.